

# HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IDT54/74FCT861A/B IDT54/74FCT863A/B

#### **FEATURES:**

- Equivalent to AMD's Am29861-64 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT861A/863A equivalent to FAST™ speed
- IDT54/74FCT861B/863B 25% faster than FAST
- High-speed symmetrical bidirectional transceivers
- IOL = 48mA (commercial) and 32mA (military)
- · Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 Series (5μA max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**


The IDT54/74FCT800 series is built using an advanced dual metal CMOS technology.

The IDT54/74FCT860 series bus transceivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863 9-bit transceivers have NAND-ed output enables for maximum control flexibility.


All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high-pedance state.

## **FUNCTIONAL BLOCK DIAGRAMS**

#### IDT54/74FCT861



#### IDT54/74FCT863



2610 drw 01


### PRODUCT SELECTOR GUIDE

	Device						
	10-Bit 9-Bit						
Non-inverting	IDT54/74FCT861	IDT54/74FCT863					


The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

### **PIN CONFIGURATIONS**

### **IDT54/74FCT861 10-BIT TRANSCEIVERS**




DIP/CERPACK/SOIC TOP VIEW




LCC TOP VIEW

#### **IDT54/74FCT863 9-BIT TRANSCEIVERS**




DIP/CERPACK/SOIC TOP VIEW




LCC TOP VIEW

# **LOGIC SYMBOLS**

#### IDT54/74FCT861



#### IDT54/74FCT863



# **PIN DESCRIPTION**

Name	I/O	Description					
IDT54/74	4FCT861						
ŌĒR	I	When LOW in conjunction with OET HIGH activates the RECEIVE mode.					
ŌĒT	I	When LOW in conjunction with OER HIGH activates the TRANSMIT mode.					
Rı	I/O	10-bit RECEIVE input/output.					
Tı	I/O	10-bit TRANSMIT input/output.					
IDT54/74	FCT863	3					
ŌĒRI	I	When LOW in conjunction with OETi HIGH activates the RECEIVE mode.					
ŌĒTi	I	When LOW in conjunction with OER HIGH activates the TRANSMIT mode.					
Rı	I/O	9-bit RECEIVE input/output.					
Tı	I/O	9-bit TRANSMIT input/output.					

2610 tbl 01

# **FUNCTION TABLE**(1)

# IDT54/74FCT861/863 (Non-inverting)

	Inputs			Outputs		
OET	OER	Rı	Tı	Rı	Tı	Function
L	Н	L	N/A	N/A	L	Transmitting
L	Н	Н	N/A	N/A	Н	Transmitting
Н	L	N/A	L	L	N/A	Receiving
Н	L	N/A	Н	Н	N/A	Receiving
Н	Н	Х	Х	Z	Z	High Z

NOTE:

2610 tbl 02

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	٧
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	0.5	0.5	W
Іоит	DC Output Current	120	120	mA

#### NOTES:

2610 tbl 0

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Outputs and I/O terminals only.

# **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	ibol Parameter <sup>(1)</sup> Conditions		Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
CI/O	I/O Capacitance	Vout = 0V	8	12	pF

## NOTE:

2610 tbl 04

7.23 3

H = HIGH, L = LOW, Z = High Impedance, X = Don't Care, N/A = Not Applicable.

<sup>1.</sup> This parameter is guaranteed by characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V, VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, VCC =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>			Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Lev	el	_	_	0.8	V
lін	Input HIGH Current	Vcc = Max.	Vi = Vcc	_	_	5	μΑ
	(Except I/O pins)		VI = 2.7V	_	_	5 <sup>(4)</sup>	
lıL	Input LOW Current		VI = 0.5V	_	_	-5 <sup>(4)</sup>	μΑ
	(Except I/O pins)		Vi = GND	_	_	<b>-</b> 5	
lін	Input HIGH Current	Vcc = Max.	Vı = Vcc	_	_	15	
	(I/O pins Only)		VI = 2.7V	_	_	15 <sup>(4)</sup>	
lıL	Input LOW Current		VI = 0.5V		_	-15 <sup>(4)</sup>	
	(I/O pins Only)	VI = GND		_	_	-15	
VIK	Clamp Diode Voltage	Vcc = Min., IN = −18mA		_	-0.7	-1.2	V
los	Short Circuit Current	$Vcc = Max.^{(3)}, Vo = GND$	Vcc = Max. <sup>(3)</sup> , Vo = GND		-120	_	mA
Vон	Output HIGH Voltage	VCC = 3V, VIN = VLC or VHC,	, IOH = -32μA	VHC	Vcc	_	V
		Vcc = Min.	IOH = -300μA	VHC	Vcc	_	
		VIN = VIH or VIL	IOH = -15mA MIL.	2.4	4.3	_	
			IOH = -24mA COM'L.	2.4	4.3	_	
Vol	Output LOW Voltage	Vcc = 3V, Vin = VLc or VHc, IoL = 300μA		_	GND	VLC	V
		Vcc = Min.	IoL = 300μA	_	GND	VLC <sup>(4)</sup>	
		VIN = VIH or VIL	IOL = 32mA MIL. <sup>(5)</sup>	_	0.3	0.5	
			IOL = 48mA COM'L. <sup>(5)</sup>	_	0.3	0.5	

NOTES:

2610 tbl 05

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. These are maximum IoL values per output, for 10 outputs turned on simultaneously. Total maximum IoL (all outputs) is 480mA for commercial and 320mA for military. Derate IoL for number of outputs exceeding 10 turned on simultaneously.

# **POWER SUPPLY CHARACTERISTICS**

VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Conditions <sup>(1</sup>	)	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Quiescent Power Supply Current	Vcc = Max. Vin ≥ Vhc ; Vin ≤ VLc		_	0.2	1.5	mA
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. $Vin = 3.4V^{(3)}$			0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max., Outputs Open       Vin ≥ VHC         OER or OET = GND       Vin ≤ VLC         One Input Toggling       50% Duty Cycle			0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max., Outputs Open fi = 10MHz 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC (FCT)	_	1.7	4.0	mA
		OER or OET = GND One Bit Toggling	VIN = 3.4V VIN = GND	_	2.0	5.0	
		Vcc = Max., Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC (FCT)	_	3.2	6.5 <sup>(5)</sup>	
		OER or OET = GND Eight Bits Toggling	VIN = 3.4V VIN = GND	_	5.2	14.5 <sup>(5)</sup>	

#### NOTES:

- 2610 tbl 06
- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICCDHNT + ICCD(fCP/2 + fiNi)$
  - Icc = Quiescent Current
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - Iccd = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - Ni = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.

7.23 5

# **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**


				FCT861A/863A			FCT861B/863B				
			Coi	m'l.	М	il.	Co	m'l.	М	il.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay RI to TI or TI to RI	CL = 50pF $RL = 500\Omega$	1.5	8.0	1.5	9.0	1.5	6.0	1.5	6.5	ns
	FCT861/863	$C_L = 300 pF^{(3)}$ $R_L = 500 \Omega$	1.5	15.0	1.5	17.0	1.5	13.0	1.5	14.0	
tPZH tPZL	Output Enable Time OET to TI or OER to RI	CL = 50pF $RL = 500\Omega$	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	ns
		$C_L = 300 pF^{(3)}$ $R_L = 500 \Omega$	1.5	20.0	1.5	22.0	1.5	15.0	1.5	16.0	
tPHZ tPLZ	Output Disable Time OET to TI or OER to RI	$CL = 5pF^{(3)}$ $RL = 500\Omega$	1.5	9.0	1.5	9.0	1.5	6.0	1.5	7.0	ns
		CL = 50pF $RL = 500\Omega$	1.5	10.0	1.5	10.0	1.5	7.0	1.5	8.0	

#### NOTES:

2610 tbl 07

- 1. See test circuits and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
   This condition guaranteed but not tested.

# TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**


2610 tbl 08

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to Zo∪T of the Pulse Generator


# SET-UP, HOLD AND RELEASE TIMES

#### 


### **PULSE WIDTH**



## PROPAGATION DELAY



## **ENABLE AND DISABLE TIMES**



#### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

# ORDERING INFORMATION

